

**WHAT IS CLAIMED IS:**

Sub A 14

Sub B 1

1 1. A computing system comprising of:  
 2 a processor with various power state conditions, wherein the processor  
 3 performs at a selectable operating mode;  
 4 a north-bridge controller;  
 5 a south-bridge controller;  
 6 a clock;  
 7 a power supply; and a  
 8 a logic device interfaced to the processor, the north-bridge controller; the  
 9 south-bridge controller; the clock; and the power supply; whereby  
 10 the logic device asserts a transition to a different operating mode on the  
 11 processor while the processor is in a deep sleep power state and upon  
 12 transition back to operating power state the clock provides a frequency  
 13 and the power supply provides a voltage matched to the different  
 14 operating mode.

1 2. The computing system of claim 1 wherein the logic device monitors a  
 2 reset condition of the processor, waits for reset to be de-asserted and asserts a  
 3 performance mode transition.

1 3. The computing system of claim 1 wherein the logic device passes  
 2 transition signals from the north-bridge controller to the processor, the transition  
 3 signals placing the processor in a deep sleep power state and asserting a performance  
 4 mode transition.

1 4. The computing system of claim 1 wherein the logic device passes  
 2 transition signals from the north-bridge controller to the processor, the transition  
 3 signals placing the processor in a deep sleep power state and asserting a performance  
 4 mode transition.

1 5. The computing system of claim 1 wherein the logic device asserts the  
 2 transition during the normal processor power up sequence.

1           6.     The computing system of claim 1 wherein the logic device asserts the  
2 transition following the processor first read only memory (ROM) access.

1           7.     The computing system of claim 1 further comprising:  
2 a memory;  
3 a memory controller; and  
4 a power management controller, wherein the logic device interfaces to the  
5 memory, the memory controller, and the power management  
6 controller, the logic device performs a suspend to random access  
7 memory (RAM) transition keeping power on to the memory, the  
8 memory controller, and the power management controller and turning  
9 power off and resetting the remaining computing system and processor  
10 context is stored in memory, whereby the logic device places the  
11 processor in a deep sleep state.

1           8.     The computing system of claim 7 further comprising:  
2 a basic input output system (BIOS) that indicates to the logic device that a suspend to  
3 RAM transition will occur.

1           9.     The computing system of claim 7, wherein the logic device blocks a  
2 reset on the remaining computer system and allows a reset on the processor.

1           10.    The computer system of claim 9 further comprising:  
2 a basic input output system (BIOS) that indicates to the logic device that a suspend to  
3 RAM transition will occur.

1           11.    A method of transitioning a processor having various power state  
2 conditions wherein the processor operates a selectable operating mode, the method  
3 comprising:  
4           passing control signals from a north-bridge controller capable of placing the  
5 processor in a deep sleep state and transitioning the processor into a  
6 different operating mode.

1           15.     The method of claim 13 wherein asserting a performance mode is  
2     during processor read only memory (ROM) access.

[illegible]